# ijen **Glamočanin**

□ (+41) 078-948-15-35 | ≤ o.glamocanin@gmail.com | OgacNS94

## Education

#### EPFL, Ecole Polytechnique Fédérale de Lausanne

Ph.D. IN COMPUTER SCIENCE

- Thesis: Evaluating, Exploiting, and Hiding Power Side-Channel Leakage of Remote FPGAs
- · Research focus: FPGA security and power side-channel attacks, cloud FPGAs, and multi-tenant FPGAs
- Thesis advisors: Dr. Mirjana Stojilović and Prof. Babak Falsafi
- Relevant experience: RTL design and verification, FPGA design, C/C++, Python for ML (Pandas, Keras, WandB), scripting, power analysis

#### Sorbonne Université, Paris VI

M.S. IN COMPUTER SCIENCE

#### University of Novi Sad, Faculty of Technical Sciences

B.S. WITH HONOURS IN ELECTRICAL ENGINEERING

## Work Experience \_

#### Synthara AG

HARDWARE ENGINEER

- Integrating Synthara's ComputeRAM™ in-memory computation IP into future generations of edge devices and SoCs.
- Used SystemVerilog to design and integrate AXI4-Full router, allowing maximal throughput communication a source and multiple destinations.
- Verification lead for the ComputeRAM™ IP, used SystemVerilog and UVM to build an object-oriented functional verification environment.

#### ARM

**CPU MICROARCHITECTURE AND DESIGN INTERN** Mar 2018 – Aug 2018 Analyzed CPU microarchitectural events for the purposes of power consumption estimation during cycle-accurate simulation. Used Python sklearn to model the correlation between CPU events and power consumption simulated in Cadence Joules. Enabled power estimation in early microarchitecture design stages by integrating power prediction in a C/C++ cycle-accurate simulator.

#### FROBAS D.O.O.

MACHINE LEARNING HARDWARE ACCELERATION INTERN Nov 2016 - Jun 2017 • Used VHDL to design and verify a hardware accelerator for multi-layer perceptron (MLP) artificial neural networks (ANNs).

#### **ELSYS EASTERN EUROPE**

HARDWARE FUNCTIONAL VERIFICATION INTERN

Used SystemVerilog and the UVM methodology to build a functional verification environment for an OCP2UART bridge.

### Technical Skills

| Digital design and FPGA development: | RTL design, FPGA design (AMD 7-series, UltraScale+ in Alveo boards), RTL verification (UVM) |
|--------------------------------------|---------------------------------------------------------------------------------------------|
| Programming and scripting languages: | C/C++ (10yrs), Python (6yrs), SystemVerilog (3 years), Bash (8yrs), TCL(8yrs)               |
| Hardware description languages:      | VHDL (9yrs), Verilog (5 years), SystemVerilog (3 years), SystemC                            |
| CAD EDA tools:                       | Xilinx ISE, Vivado, and Vitis, QuestaSim, Cadence Xcelium, Synopsys VCS                     |
| ML tools:                            | Python (Keras, TensorFlow, Weights and Biases, Pandas), Docker, Kubernetes                  |
| Cloud frameworks:                    | AWS EC2, Microsoft Azure, Google Cloud, CoreWeave                                           |

## Publications

#### Instruction-Level Power Leakage Evaluation of Soft-Core CPUs on Shared FPGAs

O. GLAMOČANIN, S. SHRIVASTAVA, J. YAO, N. ARDO, M. PAYER, M. STOJILOVIĆ

- Evaluated the instruction-level power leakage of RISC-V softcore CPUs in shared FPGAs using deep learning techniques in Python Keras.
- Used Python WandB, Bash, Docker, and Kubernetes to streamline and automate the training and exploration of ML model hyperparameters.
- Evaluated of the impact of the FPGA family, code template structure, preprocessing, and trace averaging on the model accuracy.

#### Active Wire Fences for Multi-Tenant FPGAs (Best Paper Award Nomination)

O. GLAMOČANIN, A. KOSTIĆ, S. KOSTIĆ, M. STOJILOVIĆ

- Created a novel wire-based FPGA power waster architecture using VHDL and XDC, with no resource overhead compared to the state of the art.
- Deployed a CUDA-accelerated power analysis attack on CoreWeave cloud instances with Nvidia A100-80GB GPUs.
- Demonstrated that wire wasters, when used as active fences, outperform the state of the art against remote power analysis attacks.

#### Lausanne, Switzerland Graduated: August 2023

2013 - 2017

Novi Sad, Serbia

Paris, France

2017 - 2018

Zurich, Switzerland Sep 2023 - ongoing

Sophia Antipolis, France

# Belgrade, Serbia

Novi Sad, Serbia

Jul 2016 – Oct 2016

Hass 2023

DDFCS 2023

| RDS: FP                                   | GA Routing Delay Sensors for Effective Remote Power Analysis Attacks                                                                                                                                                                                      | TCHES                                          |
|-------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|
| D. Spielma                                | nn*, <b>O. Glamočanin</b> *, M. Stojilović (* equal contribution)                                                                                                                                                                                         | 2023                                           |
| <ul><li>Design</li><li>Design</li></ul>   | ed a novel routing-based FPGA voltage sensor architecture using <b>VHDL</b> and <b>Vivado</b> , with superior sensing than<br>ed an AXI4-Full <b>Vitis RTL kernel</b> for the <b>Alveo U200 FPGA card</b> , used for recording and saving encryption powe | the state of the art.<br>er traces.            |
| • Implen                                  | nented a C++ interface for the RTL kernel to record millions of power traces and a Bash script to automate the tr                                                                                                                                         | race collection process.                       |
| Temper                                    | ature Impact on Remote Power Side-Channel Attacks on Shared FPGAs                                                                                                                                                                                         | DATE                                           |
| O. GLAMO                                  | čanin, H. Bazaz, M. Payer, M. Stojilović                                                                                                                                                                                                                  | 2023                                           |
| <ul><li>Analyze</li><li>Quanti</li></ul>  | ed the temperature impact on <b>FPGA</b> voltage sensors and remote power analysis attacks.<br>fied the impact of temperature effects on statistical (CPA on AES encryption) and ML profiling power analysis att                                          | acks.                                          |
| The Side                                  | e-Channel Metrics Cheat Sheet                                                                                                                                                                                                                             | CSUR                                           |
| K. Papagia                                | nnopoulos*, <b>O. Glamočanin</b> *, M. Azouaoui*, D. Ros*, F. Regazzoni*, M. Stojilović* (* equal contribution)                                                                                                                                           | 2022                                           |
| <ul><li>Analyze</li><li>Contrib</li></ul> | ed and compared methods for power side-channel security evaluation, both theoretically and experimentally.<br>Duted to MetriSCA, a <b>C++</b> open-source library of metrics for power side-channel analysis accompanying the pub                         | lication.                                      |
| Improvi                                   | ng First-Order Threshold Implementations of SKINNY                                                                                                                                                                                                        | INDOCRYPT                                      |
| A. CAFORIC                                | d, D. Collins, <b>O. Glamočanin</b> , and S. Banik                                                                                                                                                                                                        | 2021                                           |
| <ul><li>Worked</li><li>Implem</li></ul>   | d on an efficient threshold implementation protection against power side-channel attacks for the SKINNY ciphe<br>nented and evaluated the design on <b>FPGA</b> using <b>Xilinx Vivado</b> , showing no existence of first-order power side-c             | r, written in <b>VHDL</b> .<br>hannel leakage. |
| Shared                                    | FPGAs and the Holy Grail: Protections Against Side-Channel and Fault Attacks                                                                                                                                                                              | DATE                                           |
| O. GLAMO                                  | čanin*, D. G. Mahmoud*, F. Regazzoni, and M. Stojilović (* equal contribution)                                                                                                                                                                            | 2021                                           |
| <ul><li>Analyze</li><li>Provide</li></ul> | ed recently proposed methods for protection against side-channel and fault attacks in shared FPGAs.<br>ed insights on the versatility and inter-operability of the countermeasures, with an emphasis on future research                                   | directions.                                    |
| Are Clou                                  | ud FPGAs Really Vulnerable to Power-Analysis Attacks?                                                                                                                                                                                                     | DATE                                           |
| O. GLAMO                                  | čanin, L. Coulon, F. Regazzoni, and M. Stojilović                                                                                                                                                                                                         | 2020                                           |
| <ul><li>Implem</li><li>Demor</li></ul>    | nented an <b>FPGA</b> voltage sensor on state-of-the-art cloud FPGAs ( <b>Xilinx UltraScale+</b> on <b>AWS EC2 F1 instances</b> ) u<br>istrated the first remote power side-channel attack on cloud-scale FPGAs.                                          | using VHDL and Vivado.                         |
| Built-In                                  | Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs                                                                                                                                                                                       | ISFPGA                                         |
| O. GLAMO                                  | čanin, L. Coulon, F. Regazzoni, and M. Stojilović                                                                                                                                                                                                         | 2020                                           |
| • Used <b>S</b>                           | ystemC and VHDL to implement a fixed-point DSP system on FPGA to calculate the statistical t-test.                                                                                                                                                        |                                                |
| <ul><li>Showe</li><li>Design</li></ul>    | d that FPGA-based voltage sensors and the <i>t</i> -test can be used for remote power side-channel leakage estimatio<br>ed the first remote power side-channel leakage assessment system, allowing side-channel security reevaluatior                     | n.<br>1 on deployed devices.                   |
| Hone                                      | ors & Awards                                                                                                                                                                                                                                              |                                                |
| 2023                                      | Nomination for the EPFL Doctoral Program Thesis Distinction,                                                                                                                                                                                              | Switzerland                                    |
|                                           | Award for the best 8% theses, 30% nomination rate                                                                                                                                                                                                         |                                                |
| 2018                                      | EPFL EDIC Fellowship,                                                                                                                                                                                                                                     | Switzerland                                    |
|                                           | Fellowship for first-year Ph.D. students                                                                                                                                                                                                                  |                                                |
| 2017                                      | French Government Scholarship for International Students,                                                                                                                                                                                                 | France                                         |
|                                           | Full scholarship for master studies in France                                                                                                                                                                                                             |                                                |
| 2016                                      | Dr Vladan Desnica Award,                                                                                                                                                                                                                                  | Serbia                                         |
|                                           |                                                                                                                                                                                                                                                           |                                                |

Best student of the microcomputer electronics track

# Languages\_\_\_\_\_

| Serbian: | Mother tongue       |
|----------|---------------------|
| English: | fluent (level C2)   |
| French:  | fluent (level C1)   |
| German:  | beginner (level A1) |